[Solved] Exercises Questions Taken Based Questions Tanenbaum Structured Computer Organisation 5th E Q37199472
Please show working out to get the answer below
Exercises Some of the questions below are taken from or based on questions in Tanenbaum, Structured Computer Organisation, 5th edition How many memory reads are required to read a word of the given width in cach of the following circumstances. (If more than one answer is possible depending on the alignment, then give the best-case and the worst-case.) (a) 4 byte word, 8-bit data bus, natural alignment required (b) 4 byte word, 16-bit data bus, natural alignment required (c) 8 byte word, 32-bit data bus, natural alignment required (d) 2 byte word, 8-bit data bus, no alignment restrictions (e) 8 byte word, 16-bit data bus, no alignment restrictions (f) 8 byte word, 32-bit data bus, no alignment restrictions Why is it advantageous for a processor to require natural alignment? 1. Answers Some of the questions below are taken from or based on questions in Tanenbaum, Struct Computer Organisation, 5th edition. 1. ured word of the given width in each of the How many memory reads are required to read a following circumstances. (If more than one answer is possible depending on the alignment, then give the best-case and the worst-case.) (a) 4 byte word, 8-bit data bus, natural alignment required 4 memory reads will be required one per byte (b) 4 byte word 6-bit data bus, natural alignment required 2 memory reads will be required – 2 bytes per read (c) 8 byte word, 32-bit data bus, natural alignment required 2 memory reads will be required- 4 bytes per read (d) 2 byte word, 8-bit data bus, no alignment restrictions for each. It doesn’t matter what the alignment 2 memory reads will be required – one byte restrictions are when only one byte is read at a time. (e) 8 byte word, 16-bit data bus, no alignment restrictions natural alignment case which is a multiple of 8 bytes). In this case 4 memory reads will be Best case- the word begins at an address which is a multiple of 2 bytes (this includes the d. require The other option is if the word begins at an odd address -in this case five memory reads will be required with the first and last reads each returning one byte of the word (plus an unwanted byte) and the second through fourth reads each returning two bytes of the word. (f) 8 byte word, 32-bit data bus, no alignment restrictions Best case the word begins at an address which is a multiple of 4 bytes (this includes the natural alignment case which is a multiple of 8 bytes). In this case 2 memory reads will be required The other option is if the word begins at an address which is not a multiple of 4 -in this case 3 memory reads will be required. Why is it advantageous for a processor to require natural alignment? Because this guarantees that you’ll be able to read longer words in from memory with the fewest possible number of reads. Show transcribed image text Exercises Some of the questions below are taken from or based on questions in Tanenbaum, Structured Computer Organisation, 5th edition How many memory reads are required to read a word of the given width in cach of the following circumstances. (If more than one answer is possible depending on the alignment, then give the best-case and the worst-case.) (a) 4 byte word, 8-bit data bus, natural alignment required (b) 4 byte word, 16-bit data bus, natural alignment required (c) 8 byte word, 32-bit data bus, natural alignment required (d) 2 byte word, 8-bit data bus, no alignment restrictions (e) 8 byte word, 16-bit data bus, no alignment restrictions (f) 8 byte word, 32-bit data bus, no alignment restrictions Why is it advantageous for a processor to require natural alignment? 1.
Answers Some of the questions below are taken from or based on questions in Tanenbaum, Struct Computer Organisation, 5th edition. 1. ured word of the given width in each of the How many memory reads are required to read a following circumstances. (If more than one answer is possible depending on the alignment, then give the best-case and the worst-case.) (a) 4 byte word, 8-bit data bus, natural alignment required 4 memory reads will be required one per byte (b) 4 byte word 6-bit data bus, natural alignment required 2 memory reads will be required – 2 bytes per read (c) 8 byte word, 32-bit data bus, natural alignment required 2 memory reads will be required- 4 bytes per read (d) 2 byte word, 8-bit data bus, no alignment restrictions for each. It doesn’t matter what the alignment 2 memory reads will be required – one byte restrictions are when only one byte is read at a time. (e) 8 byte word, 16-bit data bus, no alignment restrictions natural alignment case which is a multiple of 8 bytes). In this case 4 memory reads will be Best case- the word begins at an address which is a multiple of 2 bytes (this includes the d. require The other option is if the word begins at an odd address -in this case five memory reads will be required with the first and last reads each returning one byte of the word (plus an unwanted byte) and the second through fourth reads each returning two bytes of the word. (f) 8 byte word, 32-bit data bus, no alignment restrictions Best case the word begins at an address which is a multiple of 4 bytes (this includes the natural alignment case which is a multiple of 8 bytes). In this case 2 memory reads will be required The other option is if the word begins at an address which is not a multiple of 4 -in this case 3 memory reads will be required. Why is it advantageous for a processor to require natural alignment? Because this guarantees that you’ll be able to read longer words in from memory with the fewest possible number of reads.
Expert Answer
Answer to Exercises Some of the questions below are taken from or based on questions in Tanenbaum, Structured Computer Organisatio… . . .
OR
