[solved]-55 Direct Mapped Cache Design 64 Bit Address Following Bits Address Used Access Cache Tag Q39070968

5.5 For a direct-mapped cache design with a 64-bit address, the following bits of the address are used to access the cache. Tag Index 63-109 – 5 Offset 4 -0 5.5.1 [5] <$5.3> What is the cache block size (in words)? 5.5.2 [5] <$5.3> How many blocks does the cache have? 5.5.3 (5) <$5.3> What is the ratio between total bits required for such a cache implementation over the data storage bits? Beginning from power on, the following byte-addressed cache references are recorded. Address Hex 00 04 1084 E8A0 4001E8CCCB4884 6 132 232 160 1024 30 140 3100 180 2180 5.5.4 (20) <$5.3> For each reference, list (1) its tag, index, and offset, (2) whether it is a hit or a miss, and (3) which bytes were replaced (if any). 5.5.5 [5] <$5.3> What is the hit ratio? 5.5.6 (5) <$5.3> List the final state of the cache, with each valid entry represented as a record of <index, tag, data>. For example, <0. 3, Mem[OxC00] -Mem[OxC1F]> Show transcribed image text 5.5 For a direct-mapped cache design with a 64-bit address, the following bits of the address are used to access the cache. Tag Index 63-109 – 5 Offset 4 -0 5.5.1 [5] What is the cache block size (in words)? 5.5.2 [5] How many blocks does the cache have? 5.5.3 (5) What is the ratio between total bits required for such a cache implementation over the data storage bits? Beginning from power on, the following byte-addressed cache references are recorded. Address Hex 00 04 1084 E8A0 4001E8CCCB4884 6 132 232 160 1024 30 140 3100 180 2180 5.5.4 (20) For each reference, list (1) its tag, index, and offset, (2) whether it is a hit or a miss, and (3) which bytes were replaced (if any). 5.5.5 [5] What is the hit ratio? 5.5.6 (5) List the final state of the cache, with each valid entry represented as a record of . For example,

Expert Answer

---

Answer to 5.5 For a direct-mapped cache design with a 64-bit address, the following bits of the address are used to access the cac… . . .